

1/6




FIG. 1
(Prior Art)

200 →





FIG. 2



FIG. 3






FIG. 5

COMPONENT	MIS-MATCH	OUTPUT DC OFFSET (mV)	mV ²
RLOAD (40,000 uM ²)	0.10%	0.7	0.49
SWITCHING CORE Vbe x 4	0.6 mV	0.7	0.49
V-I (X 2)	0.50%	0.098	0.009604
Rbuff bias (2000 uM ²)	0.50%	0.15	0.0225
OUTPUT BUFFER Vbe	0.6 mV	0.07	0.0049
LIMITER	6 mV	0.02	0.0004
INPUT Vbe	1.8 mV	0.03	0.0009
		mV ²	1.018304
		Total RMS Offset (mV)	1.00911

FIG. 6